FEASIC UCIe IP
ForwardEdge’s UCIe IP enables scalable die-to-die connectivity for chiplet-based SoCs. Supporting x16 link width with speeds up to 16 GT/s per lane, it conforms to UCIe’s standardized interface for seamless chiplet integration. Developed on GlobalFoundries 12LP+, this IP includes custom PHY, protocol, and die-to-die layers—engineered for performance, flexibility, and low latency.
Download Product Brief
With built-in replay buffering, link state logic, and robust error handling, UCIe accelerates chiplet-based design with a future-ready, production-focused architecture.
"*" indicates required fields